I. INTRODUCTION
Tunnel FETs (TFETs) are a candidate for ultra-low power logic, due to their potential for achieving a subthreshold swing which is steeper than the sub-thermionic limit of MOSFETs, i.e. less than 59.5 mV/dec at 300K. Experimentally, devices sustaining a sub-60mV/dec slope over several decades and at reasonable current levels are still missing. As has recently been investigated by several groups [5] [6] , different types of material defects play a large role, and the reduction of defect densities is crucial to achieve the promises of TFETs. Pure Si-based complementary TFETs and inverters have been demonstrated [7] . However, the indirect and large bandgap of Si ultimately limits the tunneling efficiency, and achieving simultaneously high current and steep slope will likely require the use of a heterostructure, which may well consist of Si on one side.
The need for heterostructures complicates matters from an integration perspective for a TFET, because different material combinations within each device will be required for the n-and p-channel device respectively. Even if operating in a common materials system like InGaAs/GaAsSb, which can be used to realize both types of devices, the different band alignments will require separate growth runs in the case of pand n-channel TFETs. To the best of our knowledge there are only two reports on III-V based complementary TFET technologies. The first one from R. Pandey et al. [8] , where InGaAs/GaAsSb mesa structures are integrated on an InP S. Sant and A. Schenk are with the Integrated Systems Laboratory, ETH Zürich, Switzerland substrate using a metamorphic buffer. And the second one, the work from our group [9] which allows for the integration of scaled InAs/Si p-TFETs and InAs/GaSb n-TFETs in-plane on SOI, a schematic of this concept is shown in Fig.1 . Presently, n-and p-channel devices are processed in a compatible process flow, but on separate chips for ease of processing.
Fig. 1
Schematic showing the integration scheme of p-and nchannel TFETs. Presently fabricated devices are implemented on different substrates, but as seen in Fig. 3 the process flows are fully compatible.
II. III-V GROWTH AND DEVICE FABRICATION
The III-V material is integrated monolithically on (100) SOI wafers, using Template-Assisted Selective Epitaxy (TASE) [1] [2] [3] [4] . In TASE the III-V material is grown within a confined oxide nanotube which governs geometry and prevents junction overgrowth. Fig. 2 shows a top-view SEM image, of multiple Si/InAs nanostructures in parallel, to illustrate the uniformity of this growth approach. A schematic of the process flow is shown in Fig. 3 . The main difference between p-TFETs and n-TFETs is that for the p-TFETs, a boron diffusion doping is carried out in the drain regions (P + ) of the SOI substrate before template formation. Thus for the p-TFET the Si layer on the SOI wafer is part of the active device, whereas for the n-TFETs the Si Fig. 4 shows a top-view and cross-sections of the individual material regions for both pand n-TFETs. Taking into account both the average crosssection and the -gate geometry, we use an effective width of 100 nm for normalization purposes in all cases.
Fig. 3
Schematic of process flow. For the p-TFET a P + diffusion of boron is done to define the drain region. The device structures are defined by E-beam lithography and dry etching, and coated by an oxide layer, which is opened at one end to create the template. The Si is etched back in TMAH, and the III-V materials regrown. A gate stack is deposited (EOT ~1.75nm) and patterned, and at last contacts are deposited by lift-off III. ELECTRICAL CHARACTERIZATION Transfer characteristics are shown for both types of devices in Fig. 5 for temperatures (T) ranging from 125K to 300K. Ion is relatively independent of T whereas the SS shows a strong dependence for both devices. The combination of a high trap density at the heterojunction and a fairly long gated i-Si region means that the TAT process acts as a current source generating electron-hole pairs, whose passage through the channel is controlled by a thermionic barrier. This results in the MOS-like T-dependence. 
IV. CONCLUSION
We have demonstrated p-and n-channel TFETs monolithically integrated on a SOI substrate using compatible process flows. InAs/Si p-TFETs show excellent performance with Ion of a few A/m and average slopes of about 70-80 mV/dec.
